Design of VLSI Systems

The path from top-level mask layout to final fabrication usually requires multiple iterations to satisfy the overall chip performance requirements (via top level verification), the production of a chip prototype, and extensive testing to identify and correct (debugging) possible design flaws.

Mask Layout to Fabrication

[VLSI Design
Flow] Back to the main design flow diagram

Ilhan HATIRNAZ 11/10/1998